

NANO-001/05US N0765-2008

I hereby certify that this correspondence is being deposited with the United States Postal Service / With sufficient postage as first class resilient postage as firs with sufficient postage as first class mail in an envelope addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231, on <u>January 8, 1997</u>.

Date: 1-8-97

IN THE UNITED STATES PATENT AND TRĂDEMARK OFFICE

In re application of

Examiner: D. Eng

Charles H. Moore et al.

2315

JAN 151

Serial No. 08/484,918

Art Unit:

GROUP 2

Filed: June 7, 1995

HIGH PERFORMANCE

Bv:

MICROPROCESSOR HAVING VARIABLE SPEED

SYSTEM CLOCK

AMENDMENT

Palo Alto, CA 94306

Assistant Commissioner for Patents Washington, D.C. 20231

Sir:

For:

This Amendment is being submitted in response to the Final Rejection dated July 8, 1996 in the above-identified patent application.

IN THE CLAIMS

Please amend claims 19, 65, 66, 71, 72, 73, 74 and 78 as follows:

19(Twice Amended). A microprocessor system, comprising a single integrated circuit including a central processing unit and a ring oscillator variable speed system clock connected to said central processing unit for clocking said central processing unit, said central processing unit and said ring oscillator variable speed system clock each including a plurality of electronic devices [of like type] correspondingly constructed of the same process technology with corresponding manufacturing variations, a processing frequency capability of said central processing unit [operating at a variable processing frequency dependent upon a variable speed of] and a speed of said ring oscillator variable speed system clock varying together due to said manufacturing variations and due to at least operating voltage and temperature of said integrated circuit.

NANO-001/05US Resp. To Fin. Rei.

